{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:04:44Z","timestamp":1725555884348},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/3dic.2010.5751434","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T09:44:45Z","timestamp":1303119885000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Reliability testing of high aspect ratio through silicon vias fabricated with atomic layer deposition barrier, seed layer and direct plating and material properties characterization of electrografted insulator, barrier and seed layer for 3-D integration"],"prefix":"10.1109","author":[{"given":"Jason D.","family":"Reed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Goodwin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Gregory","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dorota","family":"Temple","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.1361065"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/69\/2\/R02"},{"key":"ref12","first-page":"362","article-title":"Physics of Semiconductor Devices","author":"sze","year":"1981"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.817577"},{"article-title":"MOS Physics and Technology","year":"1982","author":"nicollian","key":"ref14"},{"key":"ref15","first-page":"99","article-title":"Thermally Robust High Quality HfN\/HfO2 Gate Stack for Advanced CMOS Devices","author":"yu","year":"2003","journal-title":"International Electron Device Meeting"},{"key":"ref16","article-title":"Layout Design Rule Effects on Capacitor Reliability","author":"oliver","year":"2008","journal-title":"CS MANTECH Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306553"},{"key":"ref3","article-title":"Seed-less Copper Electrochemical Deposition on Barrier Materials as a Replacement\/Enhancement for PVD Cu Seed Layers in HAR TSVs","author":"armini","year":"2010","journal-title":"Proc of 217th ECS Meeting"},{"article-title":"CRC Handbook of Chemistry and Physics","year":"2009","author":"lide","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490731"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1149\/1.2979999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.1610256"},{"key":"ref2","article-title":"Pretreatment of Ru liner for direct Cu plating","author":"shao","year":"2007","journal-title":"Proc 212th ECS Meeting"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1149\/1.2794456"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1116\/1.569344"}],"event":{"name":"2010 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2010,11,16]]},"location":"Munich, Germany","end":{"date-parts":[[2010,11,18]]}},"container-title":["2010 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5742028\/5751414\/05751434.pdf?arnumber=5751434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:22:23Z","timestamp":1490059343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5751434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/3dic.2010.5751434","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}