{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:39Z","timestamp":1759146399178,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/3dic.2010.5751459","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T13:44:45Z","timestamp":1303134285000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["3D system on chip memory interface based on modeled capacitive coupling interconnections"],"prefix":"10.1109","author":[{"given":"M.","family":"Scandiuzzo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Cardu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Cani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Spolzino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Perugini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Franchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Canegallo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Guerrieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831448"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref12","first-page":"4142","article-title":"A Capacitive Coupling of Data And Power for 3D Silicon-on-Insulator VLSI","volume":"4","year":"0","journal-title":"ISCAS'05"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2006.10.052"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859881"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373441"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642690"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280782"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696055"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DTIP.2008.4752966"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550074"},{"key":"ref6","article-title":"3D system integration technologies","author":"ramm","year":"0","journal-title":"ICICDT"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.07.052"},{"key":"ref8","first-page":"97","article-title":"A 65 fJ\/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3D system integration","author":"niitsu","year":"0","journal-title":"ASSCC 2008"},{"key":"ref7","first-page":"991","article-title":"A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy","author":"loi","year":"0","journal-title":"ACM Design Automation Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"},{"key":"ref1","first-page":"2745","article-title":"A 14mW 6.25Gbit\/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communication","volume":"42","author":"palmer","year":"2007","journal-title":"Solid-State Circuits IEEE Journal of"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e90-c.4.829"},{"key":"ref20","first-page":"520","article-title":"A 3Gb\/s 8b Single-Ended Transceiver for 4-Drop Dram Interface with Digital Calibration of Equalization Skew and Offset Coefficients","author":"bae","year":"2005","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref22","article-title":"3D Integration with AC coupling for Wafer-Level Assembly","author":"scandiuzzo","year":"2009","journal-title":"Proc IEEE-EMPC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977517"}],"event":{"name":"2010 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2010,11,16]]},"location":"Munich, Germany","end":{"date-parts":[[2010,11,18]]}},"container-title":["2010 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5742028\/5751414\/05751459.pdf?arnumber=5751459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:30:28Z","timestamp":1490074228000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5751459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/3dic.2010.5751459","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}