{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T17:14:23Z","timestamp":1780766063641,"version":"3.54.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/3dic.2012.6262948","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T14:48:43Z","timestamp":1345646923000},"page":"1-4","source":"Crossref","is-referenced-by-count":30,"title":["Comparative study of side-wall roughness effects on leakage currents in through-silicon via interconnects"],"prefix":"10.1109","author":[{"given":"T.","family":"Nakamura","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Kitada","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.","family":"Mizushima","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"N.","family":"Maeda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Fujimoto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Ohba","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","first-page":"416","article-title":"A 3D prototyping chip based on a wafer-level stacking technology","author":"miyakawa","year":"2009","journal-title":"Proc of ASP-DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796762"},{"key":"10","article-title":"Surface micro roughness induced leakage current for Through-Silicon Via interconnects","volume":"13","author":"kitada","year":"2011","journal-title":"Proc Adv Met Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382391"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090354"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.07.006"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.07.006"},{"key":"4","first-page":"501","article-title":"Novel and Production-Worthy Wafer-on-a-Wafer (WOW) Technology Using Self-Aligned TSV (SALT) Interconnects","author":"maeda","year":"2008","journal-title":"Proc Adv Met Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.50.05ED02"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703277"},{"key":"11","first-page":"121","article-title":"High Etch Rate of TSV using by Ultra Self-Confined VHF-CCP","author":"morikawa","year":"2010","journal-title":"Proc of AVS 57th"}],"event":{"name":"2011 IEEE International 3D Systems Integration Conference (3DIC)","location":"Osaka","start":{"date-parts":[[2012,1,31]]},"end":{"date-parts":[[2012,2,2]]}},"container-title":["2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6253019\/6262941\/06262948.pdf?arnumber=6262948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T01:57:48Z","timestamp":1490147868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6262948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/3dic.2012.6262948","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}