{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T23:02:41Z","timestamp":1751756561278,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/3dic.2012.6262958","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T10:48:43Z","timestamp":1345632523000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["A very low area ADC for 3-D stacked CMOS image processing system"],"prefix":"10.1109","author":[{"given":"K.","family":"Kiyoyama","sequence":"first","affiliation":[]},{"given":"K.-W","family":"Lee","sequence":"additional","affiliation":[]},{"given":"T.","family":"Fukushima","sequence":"additional","affiliation":[]},{"given":"H.","family":"Naganuma","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"M.","family":"Koyanagi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"190","article-title":"A Resolution-Reconfigurale 5-to-10b 0.4-to-1V Power Scalable SAR ADC","author":"yip","year":"2011","journal-title":"Dig Tech Papers Int Solid-State Circuits Conf (ISSCC)"},{"key":"11","first-page":"382","article-title":"A 0.06mm2 8.9b ENOB 40MS\/s Pipelined SAR ADC in 65nm CMOS","author":"furuta","year":"2010","journal-title":"Dig Tech Papers Int Solid-State Circuits Conf (ISSCC)"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ISSCC.2010.5433967"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/4.748186"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/VLSIC.1999.797263"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TED.2002.806958"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/JSSC.2007.891655"},{"key":"7","first-page":"1141","article-title":"Design of parallel reconfigurable image processor with three-dimensional structure","volume":"j89 d6","author":"sugimura","year":"2006","journal-title":"IEICE Trans Information and Systems [in Japanese]"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.3390\/s90100430"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/4.972156"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TED.2005.859698"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/3DIC.2009.5306583"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1143\/JJAP.48.04C077"}],"event":{"name":"2011 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2012,1,31]]},"location":"Osaka","end":{"date-parts":[[2012,2,2]]}},"container-title":["2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6253019\/6262941\/06262958.pdf?arnumber=6262958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:39:36Z","timestamp":1490128776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6262958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/3dic.2012.6262958","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}