{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:29:19Z","timestamp":1725463759416},"reference-count":45,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/3dic.2012.6263024","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T10:48:43Z","timestamp":1345632523000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Memory-efficient logic layer communication platform for 3D-stacked memory-on-processor architectures"],"prefix":"10.1109","author":[{"given":"Masoud","family":"Daneshtalab","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"228","article-title":"The revolutionary and truly 3-dimensional 25F2 SRAM technology with the smallest S3 cell, 0.16um2, and SSTFT for ultra high density SRAM","author":"jung","year":"2004","journal-title":"IEEE Symp VLSI Tech"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888329"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751452"},{"key":"15","first-page":"610","article-title":"Co-Design of Signal, Power, and Thermal Distribution Networks for 3D ICs","author":"lee","year":"0","journal-title":"Design Automation & Test in Europe Conference & Exhibition 2009"},{"journal-title":"FaStack Memory","year":"0","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183348"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391585"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.10.006"},{"key":"14","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1145\/1629911.1630061","article-title":"exploring serial vertical interconnects for 3d ics","author":"pasricha","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457230"},{"journal-title":"ARM AMBA AXI Protocol Specifications","year":"2004","key":"38"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071459"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"43","first-page":"1408","article-title":"BARP- A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs to Avoid Congestion","author":"lotfi-kamran","year":"2008","journal-title":"Proc IEEE Design Automation and Test in Europe (DATE"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313226"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.19"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"journal-title":"Gaisler IP Cores","year":"2009","key":"44"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2007","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0784-4_9"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"27","first-page":"222","article-title":"Variation-Tolerant Non-Uniform 3D Cache Management in Die Stacked Multicore Processor Categories and Subject Descriptors","author":"zhao","year":"2009","journal-title":"Proc Int'l Symp Microarchitecture (MICRO)"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007472"},{"key":"29","first-page":"130","article-title":"8Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology","author":"kang","year":"2009","journal-title":"Proc Int l Solid-States Circuits Conf (ISSCC)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630117"},{"key":"2","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory","author":"li","year":"2006","journal-title":"In 33rd International Symposium on Computer Architecture (ISCA)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999958"},{"journal-title":"Samsung 512Mb X4 X8 X16 DDR2 SDRAM Datasheet","year":"2007","key":"5"},{"key":"31","first-page":"991","article-title":"A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy","author":"loi","year":"2006","journal-title":"Proceedings of the 43rd Design Automation Conf"},{"key":"4","first-page":"1","article-title":"Core-aware memory access scheduling schemes","author":"fang","year":"2009","journal-title":"Proc of IEEE International Symposium on Parallel & Distributed Processing (IPDPS'09)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"}],"event":{"name":"2011 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2012,1,31]]},"location":"Osaka","end":{"date-parts":[[2012,2,2]]}},"container-title":["2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6253019\/6262941\/06263024.pdf?arnumber=6263024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T19:09:07Z","timestamp":1497985747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6263024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/3dic.2012.6263024","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}