{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T21:12:58Z","timestamp":1761513178383},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/3dic.2012.6263047","type":"proceedings-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T10:48:43Z","timestamp":1345632523000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Design exploration of 3D stacked non-volatile memory by conductive bridge based crossbar"],"prefix":"10.1109","author":[{"given":"Yuhao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Chun","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Revanth","family":"Nadipalli","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Roshan","family":"Weerasekera","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"14","first-page":"1","article-title":"Design implications of memristor-based rram cross-point structures","author":"xu","year":"0","journal-title":"Proc Design Automation and Test in Europe 2011"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2116120"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892207"},{"journal-title":"International Technology Roadmap for Semiconductors [Online]","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0784-4_9"},{"key":"10","article-title":"Fast simulation of hybrid cmos and sttmtj circuits with identified internal state variables","author":"shang","year":"0","journal-title":"Proc Asia and South Pacific Design Automation Conf 2012"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5015-0"},{"journal-title":"Cacti An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model [Online]","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2136443"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457117"}],"event":{"name":"2011 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2012,1,31]]},"location":"Osaka","end":{"date-parts":[[2012,2,2]]}},"container-title":["2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6253019\/6262941\/06263047.pdf?arnumber=6263047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:57:46Z","timestamp":1490133466000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6263047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/3dic.2012.6263047","relation":{},"subject":[],"published":{"date-parts":[[2012,1]]}}}