{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:47:26Z","timestamp":1767836846573,"version":"3.49.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/3dic.2013.6702348","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T20:09:52Z","timestamp":1389384592000},"page":"1-7","source":"Crossref","is-referenced-by-count":71,"title":["A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing"],"prefix":"10.1109","author":[{"given":"Qiuling","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Berkin","family":"Akin","sequence":"additional","affiliation":[]},{"given":"H. Ekin","family":"Sumbul","sequence":"additional","affiliation":[]},{"given":"Fazle","family":"Sadi","sequence":"additional","affiliation":[]},{"given":"James C.","family":"Hoe","sequence":"additional","affiliation":[]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[]},{"given":"Franz","family":"Franchetti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681425"},{"key":"17","article-title":"A 1.2v 12.8gb\/s 2gb mobile wide-i\/o dram with 4128 i\/os using tsv-based stacking","author":"kim","year":"2011","journal-title":"ISSCC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303000"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670336"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.21"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719918"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"14","first-page":"111","article-title":"8 gb 3-d ddr3 dram using through-siliconvia technology","author":"kang","year":"2009","journal-title":"JSSC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"12","first-page":"39","article-title":"Using pin as a memory reference generator for multiprocessor simulation","author":"fischer","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413147"},{"key":"23","article-title":"High performance synthetic aperture radar image formation on commodity multicore architectures","author":"mcfarlin","year":"2009","journal-title":"SPIE"},{"key":"24","article-title":"Design of embedded memory and logic based on pattern constructs","author":"morris","year":"0","journal-title":"Symposia on VLSI Technology June 2011"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304603"},{"key":"26","author":"wang","year":"2005","journal-title":"Modern dram memory systems Performance analysis and scheduling algorithm"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763068"},{"key":"28","first-page":"1","article-title":"Heterogeneous die stacking of sram row cache and 3d dram: An empirical design evaluation","author":"woo","year":"2011","journal-title":"MWSCAS"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"3","year":"0","journal-title":"Octopus 8-port Dram for Die-stack Applications Data Sheet [Online]"},{"key":"2","year":"0","journal-title":"Micron System Power Calculator [Online]"},{"key":"10","first-page":"33","article-title":"Cacti-3dd: Architecture-level modeling for 3d die-stacked dram main memory","author":"chen","year":"2012","journal-title":"DATE"},{"key":"1","year":"0","journal-title":"Math Kernel Library [Online]"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306577"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.45"},{"key":"6","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288189"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810274"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751446"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.40"},{"key":"9","author":"chatterjee","year":"2012","journal-title":"USIMM The Utah Simulated Memory Module"},{"key":"8","first-page":"1","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations","author":"carlson","year":"2011","journal-title":"SC"}],"event":{"name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2013,10,2]]},"end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6690582\/6702313\/06702348.pdf?arnumber=6702348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:46:51Z","timestamp":1490204811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702348\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/3dic.2013.6702348","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}