{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:45:33Z","timestamp":1725770733914},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/3dic.2013.6702353","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T20:09:52Z","timestamp":1389384592000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["High performance 3D stacked DRAM processor architectures with micro-fluidic cooling"],"prefix":"10.1109","author":[{"given":"Caleb","family":"Serafy","sequence":"first","affiliation":[]},{"given":"Bing","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[]},{"given":"Donald","family":"Yeung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1145\/1669112.1669172","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Microarchitecture 2009 MICRO-42 42nd Annual IEEE\/ACM International Symposium on"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024900"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1115\/1.4000885"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"11","doi-asserted-by":"crossref","first-page":"991","DOI":"10.1145\/1146909.1147160","article-title":"A thermally-aware performance analysis of vertically integrated (3-d) processor-memory hierarchy","author":"loi","year":"2006","journal-title":"Design Automation Conference 2006 43rd ACM\/IEEE"},{"journal-title":"Integrated Microchannel Cooling for Three-dimensional Electronic Circuit Architectures","year":"2005","author":"im","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024874"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854314"},{"key":"1","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1109\/ISCA.2008.15","article-title":"3d-stacked memory architectures for multi-core processors","author":"loh","year":"2008","journal-title":"Computer Architecture 2008 ISCA '08 35th International Symposium On"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041327"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672173"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"}],"event":{"name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2013,10,2]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6690582\/6702313\/06702353.pdf?arnumber=6702353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T09:21:29Z","timestamp":1565083289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/3dic.2013.6702353","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}