{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:35:06Z","timestamp":1725410106110},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/3dic.2013.6702357","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T20:09:52Z","timestamp":1389384592000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Phase detection based data prefetching for utilizing memory bandwidth of 3D integrated circuits"],"prefix":"10.1109","author":[{"given":"Hong-Yeol","family":"Lim","sequence":"first","affiliation":[]},{"given":"Min-Kwan","family":"Kee","sequence":"additional","affiliation":[]},{"given":"Gi-Ho","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.44"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches","year":"0","author":"muralimanohar","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250620"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"year":"0","key":"9"},{"key":"8","first-page":"423","article-title":"Utility-Based Cache Partitioning: A Low-Overhead","author":"qureshi","year":"2006","journal-title":"International Symposium on Microarchitecture"},{"key":"11","article-title":"Memory Characterization of Workloads Using Instrumentation-Driven Simulation - A Pin-Based Memory Characterization of the SPEC CPU 2000 SPEC 2006 Benchmark Suites","author":"jeleel","year":"2007","journal-title":"Intel VSSAD Technical Report"}],"event":{"name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2013,10,2]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6690582\/6702313\/06702357.pdf?arnumber=6702357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:47:05Z","timestamp":1490204825000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/3dic.2013.6702357","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}