{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:04:21Z","timestamp":1725620661635},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/3dic.2013.6702365","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T15:09:52Z","timestamp":1389366592000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["A scalable multi-dimensional NoC simulation model for diverse spatio-temporal traffic patterns"],"prefix":"10.1109","author":[{"given":"Awet Yemane","family":"Weldezion","sequence":"first","affiliation":[]},{"given":"Matt","family":"Grange","sequence":"additional","affiliation":[]},{"given":"Dinesh","family":"Pamunuwa","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"171","article-title":"VENTTI: A Vertically Integrated Framework for Simulation and Optimization of Networks-On-Chip","author":"young","year":"2012","journal-title":"Proc IEEE Int SOC Conf (SOCC)"},{"key":"2","first-page":"349","article-title":"Meshim: A high-Level Performance Simulation Platform for ThreeDimensional Network-on-Chip","author":"xie","year":"2011","journal-title":"The IEEE 9th International Conference on ASIC (ASICON)"},{"key":"10","article-title":"Design Space Exploration of Clock pumping Techniques to Reduce Through Silicon Via TSV Manufacturing Cost In 3D Integration","author":"weldezion","year":"0","journal-title":"Proceedings of the 14th IEEE Electronics Packaging Technology Conference (EPTC 2012) Singapore December 2012"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774752"},{"key":"7","article-title":"Bandwidth Optimization for Through Silicon Via(TSV) bundles in 3D Integrated Circuits","author":"weldezion","year":"0","journal-title":"3D Integration Workshop The Design Automation and Test in Europe (DATE) Conference Nice France April 2009"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105347"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306593"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2012.6266922"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1002\/047120644X"},{"journal-title":"Design and Implementation of a Hot-potato Switch in a Network on Chip","year":"2002","author":"nilsson","key":"8"},{"journal-title":"Wide I\/O Single Data Rate (WIDE I\/O SDR) JEDEC Standard Specification","year":"2011","key":"11"}],"event":{"name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2013,10,2]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6690582\/6702313\/06702365.pdf?arnumber=6702365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T13:55:40Z","timestamp":1490190940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/3dic.2013.6702365","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}