{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:32:52Z","timestamp":1729665172222,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/3dic.2013.6702368","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T20:09:52Z","timestamp":1389384592000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["The dependency of TSV keep-out zone (KOZ) on Si crystal direction and liner material"],"prefix":"10.1109","author":[{"given":"J.","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. Y.","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. M.","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Xia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. S.","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1063\/1.3696980"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1109\/IITC.2008.4546912","article-title":"Extraction of the Appropriate Material Property for Realistic Modeling of Through-Silicon-Vias using ?-Raman Spectroscopy","author":"okoro","year":"2008","journal-title":"Interconnect Technology Conference 2008 IITC 2008 International"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007458"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2194784"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0552-9"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2009.2039697"},{"key":"4","article-title":"Through Silicon Via Fabrication with Low-? Dielectric Liner and Its Implications on Parasitic Capacitance and Leakage Current","volume":"51","author":"zhang","year":"0","journal-title":"Japanese Journal of Applied Physics"}],"event":{"name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2013,10,2]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6690582\/6702313\/06702368.pdf?arnumber=6702368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T05:51:17Z","timestamp":1498110677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/3dic.2013.6702368","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}