{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:53:58Z","timestamp":1725706438233},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/3dic.2013.6702379","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T20:09:52Z","timestamp":1389384592000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["System-level thermal modeling for 3D circuits: Characterization with a 65nm memory-on-logic circuit"],"prefix":"10.1109","author":[{"given":"Cristiano","family":"Santos","sequence":"first","affiliation":[]},{"given":"Pascal","family":"Vivet","sequence":"additional","affiliation":[]},{"given":"Denis","family":"Dutoit","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Garrault","sequence":"additional","affiliation":[]},{"given":"Nicolas","family":"Peltier","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416563"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2012.6457910"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262977"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"12","first-page":"157","article-title":"Compact nonlinear thermal modeling of packaged integrated systems","author":"liu","year":"2013","journal-title":"2013 18th Asia and South Pacific Design Automation Conference (ASPDAC)"},{"key":"3","first-page":"254","author":"papanikolaou","year":"2010","journal-title":"Three Dimensional System Integration IC Stacking Process and Design"},{"year":"0","key":"2"},{"key":"1","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s wideIO memory interface in a 3D-IC NoC-based MPSoC","author":"dutoit","year":"0","journal-title":"VLSI Symposium Kyoto Japan June 2013"},{"key":"10","first-page":"1","article-title":"A simple and approximate analytical model for the estimation of the thermal resistances in 3D stacks of integrated circuits","author":"de cre?cy","year":"2012","journal-title":"2012 18th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.08.006"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2011.5767190"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187081"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000726"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2010.5642955"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248970"}],"event":{"name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2013,10,2]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6690582\/6702313\/06702379.pdf?arnumber=6702379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:55:35Z","timestamp":1490205335000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/3dic.2013.6702379","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}