{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:59:09Z","timestamp":1766066349952,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/3dic.2013.6702400","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T20:09:52Z","timestamp":1389384592000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Influence of wafer thinning process on backside damage in 3D integration"],"prefix":"10.1109","author":[{"given":"T.","family":"Nakamura","sequence":"first","affiliation":[]},{"given":"Y.","family":"Mizushima","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kitada","sequence":"additional","affiliation":[]},{"given":"Y. S.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"N.","family":"Maeda","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kodama","sequence":"additional","affiliation":[]},{"given":"R.","family":"Sugie","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kawai","sequence":"additional","affiliation":[]},{"given":"K.","family":"Arai","sequence":"additional","affiliation":[]},{"given":"A.","family":"Uedono","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ohba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1088\/0268-1242\/11\/2\/001","article-title":"Micro-Raman spectroscopy to study local mechanical stress in silicon integrated circuits","volume":"11","author":"de wolf","year":"1996","journal-title":"Semicond Sci Technol"},{"year":"0","author":"uedono","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.48.6024"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.34.4579"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.26.642"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.9.1638"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.28.1293"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.34.3198"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.07.110"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1080\/14786436308213842"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.31.L803"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.111801"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/40.710867"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2005.848574"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25766"},{"key":"1","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/EDL.1980.25252","article-title":"one-gate-wide cmos inverter on laser-recrystallized polysilicon","volume":"1","author":"gibbons","year":"1980","journal-title":"IEEE Electron Device Letters"},{"key":"10","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1088\/0268-1242\/18\/4\/311","article-title":"Study of damage and stress induced by backgrinding in Si wafers","volume":"18","author":"chen","year":"2003","journal-title":"Semicond Sci Technol"},{"key":"7","first-page":"365","article-title":"Ultra thinning 300-mm wafer down to 7-?m for 3D wafer Integration on 45-nm node CMOS using strained silicon and Cu\/Low-k interconnects","author":"kim","year":"2007","journal-title":"IEEE IEDM Tech Dig"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2012.10.025"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.07.006"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904284"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/S0890-6955(98)00079-0"},{"key":"8","first-page":"105","article-title":"Development of sub 10-?m ultra-thinning technology using device wafers for 3D manufacturing of terabit memory","author":"maeda","year":"0","journal-title":"IEEE Symp VLSI Technol (2010)"}],"event":{"name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2013,10,2]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6690582\/6702313\/06702400.pdf?arnumber=6702400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T05:51:19Z","timestamp":1498110679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6702400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/3dic.2013.6702400","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}