{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:28:27Z","timestamp":1725697707556},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/3dic.2015.7334472","type":"proceedings-article","created":{"date-parts":[[2015,11,23]],"date-time":"2015-11-23T22:46:57Z","timestamp":1448318817000},"page":"TS1.3.1-TS1.3.5","source":"Crossref","is-referenced-by-count":5,"title":["Intermediate BEOL process influence on power and performance for 3DVLSI"],"prefix":"10.1109","author":[{"given":"Hossam","family":"Sarhan","sequence":"first","affiliation":[]},{"given":"Sebastien","family":"Thuries","sequence":"additional","affiliation":[]},{"given":"Olivier","family":"Billoint","sequence":"additional","affiliation":[]},{"given":"Fabien","family":"Deprat","sequence":"additional","affiliation":[]},{"given":"Alexandre Ayres","family":"De Sousa","sequence":"additional","affiliation":[]},{"given":"Perrine","family":"Batude","sequence":"additional","affiliation":[]},{"given":"Claire","family":"Fenouillet-Beranger","sequence":"additional","affiliation":[]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"year":"2011","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.7567\/SSDM.2015.K-4-3","article-title":"W and Copper interconnection stability for 3D VLSI CoolCube integration","author":"fenouillet-beranger","year":"2015","journal-title":"2015 International Conference on Solid State Devices and Materials (SSDM)"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1192","DOI":"10.7873\/DATE.2015.1110","article-title":"A Comprehensive Study of Monolithic 3D Cell on Cell Design Using Commercial 2D Tool","author":"o billoint","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref2","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC","author":"dutoit","year":"2013","journal-title":"VLSI Technology (VLSIT) 2013 Symposium on"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"year":"2011","key":"ref1","article-title":"The International Technology Roadmap for Semiconductors (ITRS)"}],"event":{"name":"2015 International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2015,8,31]]},"location":"Sendai, Japan","end":{"date-parts":[[2015,9,2]]}},"container-title":["2015 International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7328029\/7334459\/07334472.pdf?arnumber=7334472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T20:51:58Z","timestamp":1567371118000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7334472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/3dic.2015.7334472","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}