{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:11:37Z","timestamp":1725498697566},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/3dic.2015.7334588","type":"proceedings-article","created":{"date-parts":[[2015,11,23]],"date-time":"2015-11-23T17:46:57Z","timestamp":1448300817000},"page":"TS8.19.1-TS8.19.6","source":"Crossref","is-referenced-by-count":3,"title":["Electrical interconnect test method of 3D ICs by injected charge volume"],"prefix":"10.1109","author":[{"given":"Daisuke","family":"Suga","sequence":"first","affiliation":[]},{"given":"Masaki","family":"Hashizume","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Yotsuyanagi","sequence":"additional","affiliation":[]},{"given":"Shyue-Kung","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"907","article-title":"Possibility of Logical Error Caused by Open Defects in TSVs","author":"hashizume","year":"2010","journal-title":"Proc 2010 International Technical Conference on Circuits Computers and Communications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5775087"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.73"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262968"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2012.6542127"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2014.7152148"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3132-6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699219"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.71"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751442"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"journal-title":"Three-Dimensional Integrated Circuit Design","year":"2009","author":"pavlidis","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.7.56"}],"event":{"name":"2015 International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2015,8,31]]},"location":"Sendai, Japan","end":{"date-parts":[[2015,9,2]]}},"container-title":["2015 International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7328029\/7334459\/07334588.pdf?arnumber=7334588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:20:07Z","timestamp":1490386807000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7334588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/3dic.2015.7334588","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}