{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T05:34:18Z","timestamp":1725687258000},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/3dic.2015.7334608","type":"proceedings-article","created":{"date-parts":[[2015,11,23]],"date-time":"2015-11-23T17:46:57Z","timestamp":1448300817000},"page":"TS8.3.1-TS8.3.5","source":"Crossref","is-referenced-by-count":6,"title":["Vertical integration after stacking (ViaS) process for low-cost and low-stress 3D silicon integration"],"prefix":"10.1109","author":[{"given":"K.","family":"Sueoka","sequence":"first","affiliation":[]},{"given":"A.","family":"Horibe","sequence":"additional","affiliation":[]},{"given":"T.","family":"Aoki","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kohara","sequence":"additional","affiliation":[]},{"given":"K.","family":"Toriyama","sequence":"additional","affiliation":[]},{"given":"H.","family":"Mori","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Orii","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"636","article-title":"Replacing the PECVD-SiO2 in the Through-Silicon Via of High-Density 3D LSIs with Highly Scalable Low Cost Organic Liner: Merits and Demerits","author":"murugesan","year":"2014","journal-title":"Proc IEEE Electronic Components and Technol Conf (ECTC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897565"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5073997"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897461"},{"key":"ref14","first-page":"241","article-title":"USING SUBMODELING TECHNIQUE TO UNDERSTAND PASSIVATION CRACKS IN MICROELECTRONIC DEVICES Pre-processing with ANSA","author":"barti","year":"2007","journal-title":"Proc 2'nd ANSA & ?ETA International congress"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2013.6716515"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248968"},{"key":"ref6","first-page":"1","article-title":"Prototype of multi-stacked memory wafers using low-temperature oxide bonding and ultra-fine-dimension copper through-silicon via interconnects","author":"lin","year":"2013","journal-title":"SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575575"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703279"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159844"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241774"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131504"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897525"}],"event":{"name":"2015 International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2015,8,31]]},"location":"Sendai, Japan","end":{"date-parts":[[2015,9,2]]}},"container-title":["2015 International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7328029\/7334459\/07334608.pdf?arnumber=7334608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:48:08Z","timestamp":1490384888000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7334608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/3dic.2015.7334608","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}