{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:03:53Z","timestamp":1725563033881},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/3dic.2016.7969997","type":"proceedings-article","created":{"date-parts":[[2017,7,10]],"date-time":"2017-07-10T21:54:38Z","timestamp":1499723678000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Study of MOSFET thermal stability with TSV in operation temperature using novel 3D-LSI stress analysis"],"prefix":"10.1109","author":[{"given":"Hideki","family":"Kitada","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroko","family":"Tashiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shoichi","family":"Miyahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Ishitsuka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aki","family":"Dote","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Tadaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsumi","family":"Nakada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seiki","family":"Sakuyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090354"},{"key":"ref3","first-page":"1","article-title":"Reliability Challenges for 3D interconnects","author":"ho","year":"2012","journal-title":"Proc of Materials for Advanced Metallization"},{"key":"ref6","first-page":"138","article-title":"TSV Process Optimization for Reduced Device Impact on 28nm CMOS","author":"yu","year":"0","journal-title":"Symposium on VLSI Technology Digest of Technical Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2335745"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.181"},{"key":"ref7","first-page":"2220","article-title":"Study of Chip Stack Process and Electrical Properties for 3D- IC","author":"akamatsu","year":"2015","journal-title":"Proc IMAPS Int Conf Exhibition Device Packag"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.07.006"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2016.7861455"},{"key":"ref1","first-page":"6","author":"declerck","year":"2005","journal-title":"A look into the future of nanoelectronics Technical digest of symposium on VLSI"}],"event":{"name":"2016 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2016,11,8]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,11,11]]}},"container-title":["2016 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7959775\/7969992\/07969997.pdf?arnumber=7969997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,16]],"date-time":"2017-08-16T16:04:19Z","timestamp":1502899459000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7969997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/3dic.2016.7969997","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}