{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:32:19Z","timestamp":1725769939507},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/3dic.2016.7970013","type":"proceedings-article","created":{"date-parts":[[2017,7,10]],"date-time":"2017-07-10T17:54:38Z","timestamp":1499709278000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["3DIP: An iterative partitioning tool for monolithic 3D IC"],"prefix":"10.1109","author":[{"given":"Guillaume","family":"Berhault","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Melanie","family":"Brocard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastien","family":"Thuries","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francois","family":"Galea","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lilia","family":"Zaourar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.102"},{"key":"ref3","article-title":"A comprehensive study of Monolithic 3D cell on cell design using commercia1 2D tool","author":"billoint","year":"2015","journal-title":"DATE"},{"key":"ref6","article-title":"Computers and Intractability: A Guide to the Theory of NP- Completeness","author":"garey","year":"1979","journal-title":"W H Freeman"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"journal-title":"hMetis A Hypergraph Partitioning Package","year":"1998","author":"karypis","key":"ref7"},{"key":"ref2","article-title":"First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers","author":"brunet","year":"2016","journal-title":"VLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724540"}],"event":{"name":"2016 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2016,11,8]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2016,11,11]]}},"container-title":["2016 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7959775\/7969992\/07970013.pdf?arnumber=7970013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:06:38Z","timestamp":1513177598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7970013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/3dic.2016.7970013","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}