{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T16:06:04Z","timestamp":1781798764456,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/3dic48104.2019.9058778","type":"proceedings-article","created":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T01:10:46Z","timestamp":1586481046000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Vertical Optical and Electrical Interconnection for Chip-Scale-Packaged Si Photonic Transceivers"],"prefix":"10.1109","author":[{"given":"Koichi","family":"Takemura","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akio","family":"Ukita","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuhiro","family":"Ibusuki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mitsuru","family":"Kurihara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akihiro","family":"Noriki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takeru","family":"Amano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daisuke","family":"Okamoto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuyuki","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazuhiko","family":"Kurata","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/ICEP.2017.7939369"},{"key":"ref11","article-title":"SCHOTT HermeS","year":"0","journal-title":"Schott AG"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2015.Th1G.1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1364\/OE.22.002070"},{"key":"ref14","article-title":"25-Gbps errorfree operation of chip-scale Si-photonics optical transmitter over 70°C with integrated quantum dot laser","author":"yashiki","year":"2016","journal-title":"Optical fiber Commun Conf (OFC) 2016"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transele.2018ODI0005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICSJ.2016.7801267"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2014.W3I.2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1364\/OE.23.002085"},{"key":"ref6","first-page":"1","article-title":"Packaging and Assembly Challenges for 50G Silicon Photonics Interposers","author":"snyder","year":"2018","journal-title":"The Optical Fiber Communication Conference and Exposition (OFC)"},{"key":"ref5","article-title":"Co-packaging of Ethernet switches & optical I\/Os enabled by silicon photonics","author":"de dobbelaere","year":"2018","journal-title":"The 8th International Symposium on Photonics and Electronics Convergence (ISPEC2018) #D-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159766"},{"key":"ref7","first-page":"1052","article-title":"3D silicon photonics interposer for Tb\/s optical interconnects in data centers with double-side assembled active components and integrated optical and electrical through silicon via on SOI","year":"2019","journal-title":"Proc 2019 IEEE 69th Electron Compon and Technol Conf (ECTC)"},{"key":"ref2","article-title":"Broadcom ships tomahawk 3, industry's highest bandwidth Ethernet switch chip at 12.8 Terabits per second","year":"0","journal-title":"BroadCom Inc"},{"key":"ref1","article-title":"FUJITSU Supercomputer PRIMEHPC FX100 - Evolution to the next generation","year":"0","journal-title":"Fujitsu Ltd"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSJ.2015.7357394"}],"event":{"name":"2019 International 3D Systems Integration Conference (3DIC)","location":"Sendai, Japan","start":{"date-parts":[[2019,10,8]]},"end":{"date-parts":[[2019,10,10]]}},"container-title":["2019 International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043388\/9058772\/09058778.pdf?arnumber=9058778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:47:21Z","timestamp":1658141241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9058778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/3dic48104.2019.9058778","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}