{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T04:06:56Z","timestamp":1725595616157},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/3dic48104.2019.9058793","type":"proceedings-article","created":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T05:10:46Z","timestamp":1586495446000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Merging PDKs to Build a Design Environment for 3D Circuits: Methodology, Challenges and Limitations"],"prefix":"10.1109","author":[{"given":"O.","family":"Billoint","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Azizi-Mourier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Cibrario","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Lattard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Mouhdach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Thuries","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Vivet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323486"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2018.2873298"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7969998"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831837"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1110"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.102"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870268"},{"key":"ref1","article-title":"Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB\/s high-speed programming","author":"ki-tae","year":"0","journal-title":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"}],"event":{"name":"2019 International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2019,10,8]]},"location":"Sendai, Japan","end":{"date-parts":[[2019,10,10]]}},"container-title":["2019 International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043388\/9058772\/09058793.pdf?arnumber=9058793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:47:21Z","timestamp":1658155641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9058793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/3dic48104.2019.9058793","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}