{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T09:16:32Z","timestamp":1730193392867,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/3dic48104.2019.9058907","type":"proceedings-article","created":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T05:10:46Z","timestamp":1586495446000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Multichip CMOS Image Sensor Structure for Flash Image Acquisition"],"prefix":"10.1109","author":[{"given":"Yoshiaki","family":"Hagiwara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"the P+NPN junction type Buried Depletion and Pinned Photodiode with the inpixel MOS capacitor type buffer memory and the vertical NPN junction type charge transfer gating (CTG) for Global Shutter operation scheme","year":"1975","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.544383"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1109\/IEDM.1979.189698","article-title":"virtual phase ccd technology","author":"hynecek","year":"1979","journal-title":"1979 International Electron Devices Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48277"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310193"},{"key":"ref15","article-title":"Back-illuminated 2.74 um-Pixel-Pitch Global Shutter CMOS Image Sensor with Charge-Domain Memory Achieving 10k e-Saturation Signal","author":"kumagai","year":"2018","journal-title":"IEDM2018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC48104.2019.9058895"},{"key":"ref17","first-page":"450","author":"hagiwara","year":"2016","journal-title":"The World of Digital Circuits for Artificial Intelligent Partner System (AIPS)"},{"key":"ref4","first-page":"324","author":"teranishi","year":"0","journal-title":"Buried Photodiode with no image lag"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609476"},{"journal-title":"the P+NPNsub Buried Depletion and Pinned Photodiode with the surface P+ hole accumulation layer and the vertical overflow drain (VOD)","year":"1984","key":"ref6"},{"key":"ref5","first-page":"28","author":"burkey","year":"1984","journal-title":"Pinned Photodiode with the surface P+ hole accumulation layer a dupicate device defined in the original Japanese 1975-124985 patent"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.135892"},{"journal-title":"Physics of Semiconductor Devices","year":"0","author":"sze","key":"ref7"},{"key":"ref2","first-page":"335","article-title":"A 380H&#x00D7;488V CCD imager with narrow channel transfer gates","volume":"18","author":"daimon-hagiwara","year":"1978","journal-title":"Proceedings of Solid State Device Conference"},{"journal-title":"Buried Deption and Pinned Photodiode with complete charge transfer and no image lag feature with MOS Capacitor type Global Shutter Buffer Memory (GSBM) function invented by Yoshiaki Hagiwara in 1975","year":"1975","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839709"}],"event":{"name":"2019 International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2019,10,8]]},"location":"Sendai, Japan","end":{"date-parts":[[2019,10,10]]}},"container-title":["2019 International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043388\/9058772\/09058907.pdf?arnumber=9058907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:47:21Z","timestamp":1658155641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9058907\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/3dic48104.2019.9058907","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}