{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T05:26:06Z","timestamp":1749014766487,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T00:00:00Z","timestamp":1683676800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,10]],"date-time":"2023-05-10T00:00:00Z","timestamp":1683676800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","award":["N00014-17-1-2991"],"award-info":[{"award-number":["N00014-17-1-2991"]}],"id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,10]]},"DOI":"10.1109\/3dic57175.2023.10154953","type":"proceedings-article","created":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T18:07:49Z","timestamp":1687802869000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Chiplet Set For Artificial Intelligence"],"prefix":"10.1109","author":[{"given":"Joshua A.","family":"Stevens","sequence":"first","affiliation":[{"name":"North Carolina State University,Department of Electrical and Computer Engineering,Raleigh,NC,USA"}]},{"given":"Tse-Han","family":"Pan","sequence":"additional","affiliation":[{"name":"North Carolina State University,Department of Electrical and Computer Engineering,Raleigh,NC,USA"}]},{"given":"Prasanth Prabu","family":"Ravichandiran","sequence":"additional","affiliation":[{"name":"North Carolina State University,Department of Electrical and Computer Engineering,Raleigh,NC,USA"}]},{"given":"Paul D.","family":"Franzon","sequence":"additional","affiliation":[{"name":"North Carolina State University,Department of Electrical and Computer Engineering,Raleigh,NC,USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2950352"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI51249.2020.00017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC52383.2021.9687615"},{"key":"ref15","first-page":"1","article-title":"The rise of serial memory and the future of DDR","author":"schmitz","year":"2015","journal-title":"White paper UltraScale Devices"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478314"},{"journal-title":"The RISC-V instruction set manual volume i Unprivileged ISA","year":"2019","author":"andrew","key":"ref20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3040410"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697413"},{"key":"ref10","first-page":"1","article-title":"A 16 nm 256-bit wide 89.6 GByte\/s total bandwidth in-package interconnect with 0.3 V swing and 0.062 pJ\/bit power in InFO package","author":"lin","year":"0","journal-title":"2016 IEEE Hot Chips 28 Symposium (HCS)"},{"journal-title":"Design of hardware accelerators for hierarchical temporal memory and convolutional neural network","year":"2019","author":"li","key":"ref21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317775"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3235770"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"journal-title":"The rocket chip generator","year":"2016","author":"asanovi?","key":"ref19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"ref7","first-page":"94c","article-title":"A 370-fJ\/b, 0.0056 mm2\/DQ, 4.8-Gb\/sDQ receiver for HBM3 with a baud-rate self-tracking loop","author":"ko","year":"0","journal-title":"2019 Symposium on VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref4","article-title":"Accelerating innovation through a standard chiplet interface: The advanced interface bus (AIB)","author":"kehlet","year":"2017","journal-title":"Intel® Programmable Solutions Group Tech Rep W P - 01285 –1 1"},{"journal-title":"Heterogeneous integration and chiplet assembly-all between 2D and 3D","year":"2021","author":"ramm","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"A 4 nm 1.15 TB\/sHBM3 interface with resistor-tuned offset-calibration and in-situ margin-detection","author":"chae","year":"0","journal-title":"2023 IEEE International Solid- State Circuits Conference (ISSCC)"},{"key":"ref5","article-title":"Intel reveals three new cutting-edge packaging technologies","author":"verheyde","year":"0","journal-title":"Tom's Hardware"}],"event":{"name":"2023 IEEE International 3D Systems Integration Conference (3DIC)","start":{"date-parts":[[2023,5,10]]},"location":"Cork, Ireland","end":{"date-parts":[[2023,5,12]]}},"container-title":["2023 IEEE International 3D Systems Integration Conference (3DIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10154896\/10154899\/10154953.pdf?arnumber=10154953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:31:31Z","timestamp":1689615091000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10154953\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/3dic57175.2023.10154953","relation":{},"subject":[],"published":{"date-parts":[[2023,5,10]]}}}