{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,31]],"date-time":"2025-08-31T10:26:13Z","timestamp":1756635973679},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[1993,7,1]],"date-time":"1993-07-01T00:00:00Z","timestamp":741484800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1993,7]]},"DOI":"10.1109\/4.222181","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"816-823","source":"Crossref","is-referenced-by-count":21,"title":["A high-speed, small-area, threshold-voltage-mismatch compensation sense amplifier for gigabit-scale DRAM arrays"],"prefix":"10.1109","volume":"28","author":[{"given":"T.","family":"Kawahara","sequence":"first","affiliation":[]},{"given":"T.","family":"Sakata","sequence":"additional","affiliation":[]},{"given":"K.","family":"Itoh","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Kawajiri","sequence":"additional","affiliation":[]},{"given":"T.","family":"Akiba","sequence":"additional","affiliation":[]},{"given":"G.","family":"Kitsukawa","sequence":"additional","affiliation":[]},{"given":"M.","family":"Aoki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.62130"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.68403"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.142598"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051481"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572576"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(90)90124-W"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1983.1156549"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572574"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/IRPS.1978.362815","article-title":"A new physical mechanism for soft error in dynamic memories","author":"may","year":"1978","journal-title":"Proc Int Reliability Phys Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051316"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1990.161721"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75040"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.98966"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/5792\/00222181.pdf?arnumber=222181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:37Z","timestamp":1638216397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/222181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,7]]},"references-count":13,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/4.222181","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1993,7]]}}}