{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:07:13Z","timestamp":1762250833927},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1994,1,1]],"date-time":"1994-01-01T00:00:00Z","timestamp":757382400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1994]]},"DOI":"10.1109\/4.272089","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:26:37Z","timestamp":1030220797000},"page":"9-13","source":"Crossref","is-referenced-by-count":23,"title":["Offset compensating bit-line sensing scheme for high density DRAM's"],"prefix":"10.1109","volume":"29","author":[{"given":"Y.","family":"Watanabe","sequence":"first","affiliation":[]},{"given":"N.","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"S.","family":"Watanabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Circuit techniques for a wide I\/O path 64M DRAM","author":"komatsuzaki","year":"1991","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.98963"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051316"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.98969"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229264"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/IEDM.1981.189994","article-title":"a new sense amplifier technique for vlsi dynamic ram's","author":"furuyama","year":"1981","journal-title":"1981 International Electron Devices Meeting"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.98962"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75040"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/6723\/00272089.pdf?arnumber=272089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:39Z","timestamp":1638216399000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/272089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"references-count":8,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/4.272089","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1994]]}}}