{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T16:02:19Z","timestamp":1694620939756},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1995,6,1]],"date-time":"1995-06-01T00:00:00Z","timestamp":801964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1995,6]]},"DOI":"10.1109\/4.387066","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:26:37Z","timestamp":1030220797000},"page":"637-643","source":"Crossref","is-referenced-by-count":5,"title":["Design of 1.28-GB\/s high bandwidth 2-Mb SRAM for integrated memory array processor applications"],"prefix":"10.1109","volume":"30","author":[{"given":"T.","family":"Kimura","sequence":"first","affiliation":[]},{"given":"K.","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Aimoto","sequence":"additional","affiliation":[]},{"given":"T.","family":"Manabe","sequence":"additional","affiliation":[]},{"given":"N.","family":"Yamashita","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"S.","family":"Okazaki","sequence":"additional","affiliation":[]},{"given":"M.","family":"Yamashina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.262006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CAMP.1993.622461"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/165939.165963"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.165329"},{"key":"ref2","first-page":"1144","article-title":"IMAP: Integrated memory array processor-toward a GIPS order SIMD processing LSI-","volume":"e76 c","author":"fujita","year":"1993","journal-title":"IEICE Trans Electron"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126692000155"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/8771\/00387066.pdf?arnumber=387066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:50Z","timestamp":1638216410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/387066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,6]]},"references-count":6,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/4.387066","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1995,6]]}}}