{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T02:33:11Z","timestamp":1769308391022,"version":"3.49.0"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1997,5,1]],"date-time":"1997-05-01T00:00:00Z","timestamp":862444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1997,5]]},"DOI":"10.1109\/4.568831","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:26:37Z","timestamp":1030220797000},"page":"670-680","source":"Crossref","is-referenced-by-count":23,"title":["A 120-mm\/sup 2\/ 64-Mb NAND flash memory achieving 180 ns\/Byte effective program speed"],"prefix":"10.1109","volume":"32","author":[{"family":"Jin-Ki Kim","sequence":"first","affiliation":[]},{"given":"K.","family":"Sakui","sequence":"additional","affiliation":[]},{"family":"Sung-Soo Lee","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Itoh","sequence":"additional","affiliation":[]},{"family":"Suk-Chon Kwon","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kanazawa","sequence":"additional","affiliation":[]},{"family":"Ki-Jun Lee","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[]},{"family":"Kang-Young Kim","sequence":"additional","affiliation":[]},{"given":"T.","family":"Himeno","sequence":"additional","affiliation":[]},{"family":"Jang-Rae Kim","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kanda","sequence":"additional","affiliation":[]},{"family":"Tae-Sung Jung","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Oshima","sequence":"additional","affiliation":[]},{"family":"Kang-Deog Suh","sequence":"additional","affiliation":[]},{"given":"K.","family":"Hashimoto","sequence":"additional","affiliation":[]},{"family":"Sung-Tae Ahn","sequence":"additional","affiliation":[]},{"given":"J.","family":"Miyamoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"128","article-title":"a 3.3 v 32 mb nand flash memory with incremental step pulse programming scheme","author":"suh","year":"1995","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488501"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1986.22576"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535461"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1994.324381"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535462"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48209"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/12357\/00568831.pdf?arnumber=568831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:03Z","timestamp":1638216423000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/568831\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,5]]},"references-count":7,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/4.568831","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1997,5]]}}}