{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:29:49Z","timestamp":1761661789259,"version":"3.40.3"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2001,1,1]],"date-time":"2001-01-01T00:00:00Z","timestamp":978307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2001]]},"DOI":"10.1109\/4.896229","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T18:17:23Z","timestamp":1030213043000},"page":"55-63","source":"Crossref","is-referenced-by-count":24,"title":["Wordline voltage generating system for low-power low-voltage flash memories"],"prefix":"10.1109","volume":"36","author":[{"given":"T.","family":"Tanzawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Umezawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kuriyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Taura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Banba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Miyaba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Shiga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Takano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Atsumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.777107"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.126547"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.604078"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839783"},{"key":"ref5","first-page":"975","article-title":"Novel 0.44- \u03bcm2 Ti-Salicide STI cell technology for high-density NOR flash memories and high-performance embedded application","volume-title":"IEDM Tech. Papers","author":"Watanabe"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050378"},{"key":"ref7","first-page":"186","article-title":"Toward sub-l- V analog integrated circuits in submicron standard CMOS technology","volume-title":"ISSCC Tech. Papers","author":"Sansen"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/19402\/00896229.pdf?arnumber=896229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T10:08:28Z","timestamp":1743242908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/896229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"references-count":8,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/4.896229","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2001]]}}}