{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:34:46Z","timestamp":1775230486016,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[1991,1,1]],"date-time":"1991-01-01T00:00:00Z","timestamp":662688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1991]]},"DOI":"10.1109\/43.88928","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T17:57:42Z","timestamp":1030211862000},"page":"1323-1335","source":"Crossref","is-referenced-by-count":133,"title":["DYNAMITE: an efficient automatic test pattern generation system for path delay faults"],"prefix":"10.1109","volume":"10","author":[{"given":"K.","family":"Fuchs","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Fink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.H.","family":"Schulz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675555"},{"key":"ref11","first-page":"148","article-title":"On delay fault testing in logic circuits","author":"lin","year":"1986","journal-title":"Proc IEEE Int Conf on CAD"},{"key":"ref12","first-page":"284","article-title":"An automatic test pattern generator for the detection of path delay faults","author":"reddy","year":"1987","journal-title":"Proc IEEE Int Conf on CAD"},{"key":"ref13","first-page":"1027","article-title":"Robust and nonrobust tests for path delay faults in a combinational circuit","author":"park","year":"1987","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref14","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105541"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1145\/74382.74442","article-title":"parallel pattern fault simulation of path delay faults","author":"schulz","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref17","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref28","first-page":"22","article-title":"CONT: A concurrent test generation algorithm","author":"takamatsu","year":"1987","journal-title":"Proc 17th FTCS"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/37888.37923","article-title":"accelerated transition fault simulation","author":"schulz","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref27","article-title":"Combinational profiles of sequential benchmark circuits","author":"bryan","year":"1989","journal-title":"Proc IEEE Symp on Circuits and Systems 1989 Special Session on Benchmarks for Sequential Test Generation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207873"},{"key":"ref5","first-page":"418","article-title":"Efficient test coverage determination for delay faults","author":"carter","year":"1987","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207872"},{"key":"ref7","first-page":"867","article-title":"Delay test generation 2?Algebra and algorithms","author":"iyengar","year":"1988","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref2","first-page":"530","article-title":"Modeling and simulation of delay faults in CMOS logic circuits","author":"koeppe","year":"1986","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref9","year":"0"},{"key":"ref1","first-page":"89","article-title":"Comparison of AC self-testing procedures","author":"barzilai","year":"1983","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5293"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14740"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.31539"},{"key":"ref24","first-page":"694","article-title":"On delay fault testing in logic circuits","volume":"cad 6","author":"lin","year":"1987","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"ref26","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran","author":"brglez","year":"1985","journal-title":"Proc IEEE Symp on Circuits and Systems Special Session on ATPG and Fault Simulation"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25660"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/43\/2899\/00088928.pdf?arnumber=88928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:37Z","timestamp":1638216457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/88928\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/43.88928","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1991]]}}}