{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T05:15:41Z","timestamp":1733289341805,"version":"3.30.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,21]],"date-time":"2024-10-21T00:00:00Z","timestamp":1729468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,21]],"date-time":"2024-10-21T00:00:00Z","timestamp":1729468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,21]]},"DOI":"10.1109\/6gnet63182.2024.10765691","type":"proceedings-article","created":{"date-parts":[[2024,12,2]],"date-time":"2024-12-02T18:36:49Z","timestamp":1733164609000},"page":"161-166","source":"Crossref","is-referenced-by-count":0,"title":["Micro-Orchestration of RAN Functions Accelerated in FPGA SoC Devices"],"prefix":"10.1109","author":[{"given":"Nikolaos","family":"Bartzoudis","sequence":"first","affiliation":[{"name":"Centre Tecnològic de Telecomunicacions de Catalunya (CTTC-CERCA),Castelldefels, Barcelona,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Rubio","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Centre Tecnològic de Telecomunicacions de Catalunya (CTTC-CERCA),Castelldefels, Barcelona,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"L\u00f3pez-Bueno","sequence":"additional","affiliation":[{"name":"Centre Tecnològic de Telecomunicacions de Catalunya (CTTC-CERCA),Castelldefels, Barcelona,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Godfrey","family":"Kibalya","sequence":"additional","affiliation":[{"name":"Nearby Computing S.L.,Barcelona,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angelos","family":"Antonopoulos","sequence":"additional","affiliation":[{"name":"Nearby Computing S.L.,Barcelona,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"LogiCORE IP Product Guide, PG201 (v3.5)","year":"2023","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2019.8782524"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CAMAD59638.2023.10478426"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13040701"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2953982"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.002.2200079"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2023.3239220"},{"journal-title":"LogiCORE IP Product Guide, Vivado Design Suite, PG109","year":"2022","key":"ref13"},{"volume-title":"Zynq UltraScale+ MPSoC - Boot Times Estimation","key":"ref15"}],"event":{"name":"2024 3rd International Conference on 6G Networking (6GNet)","start":{"date-parts":[[2024,10,21]]},"location":"Paris, France","end":{"date-parts":[[2024,10,24]]}},"container-title":["2024 3rd International Conference on 6G Networking (6GNet)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10765362\/10765604\/10765691.pdf?arnumber=10765691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T06:37:53Z","timestamp":1733207873000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10765691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,21]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/6gnet63182.2024.10765691","relation":{},"subject":[],"published":{"date-parts":[[2024,10,21]]}}}