{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:04:46Z","timestamp":1772643886128,"version":"3.50.1"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1994,6,1]],"date-time":"1994-06-01T00:00:00Z","timestamp":770428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[1994,6]]},"DOI":"10.1109\/92.285754","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"261-265","source":"Crossref","is-referenced-by-count":107,"title":["Low power design using double edge triggered flip-flops"],"prefix":"10.1109","volume":"2","author":[{"given":"R.","family":"Hossain","sequence":"first","affiliation":[]},{"given":"L.D.","family":"Wronski","sequence":"additional","affiliation":[]},{"given":"A.","family":"Albicki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.90071"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.58294"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.3201"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1109\/4.210012","article-title":"Reduced implementation of D-type DET flip-flops","volume":"28","author":"gago","year":"1993","journal-title":"IEEE J Solid State Circ"},{"key":"ref7","first-page":"69","article-title":"Minimizing energy consumption through power management","author":"ohr","year":"1992","journal-title":"Computer Design for Electrical Engineers & Engineering Managers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675811"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.230360"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/92\/7083\/00285754.pdf?arnumber=285754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:17:25Z","timestamp":1638217045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/285754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,6]]},"references-count":7,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/92.285754","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[1994,6]]}}}