{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,9]],"date-time":"2025-06-09T01:41:36Z","timestamp":1749433296466},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/a-sscc47793.2019.9056900","type":"proceedings-article","created":{"date-parts":[[2020,4,7]],"date-time":"2020-04-07T02:38:37Z","timestamp":1586227117000},"page":"285-286","source":"Crossref","is-referenced-by-count":3,"title":["A 360\u2013456 MHz PLL frequency synthesizer with digitally controlled charge pump leakage calibration"],"prefix":"10.1109","author":[{"given":"Peilin","family":"Yang","sequence":"first","affiliation":[]},{"given":"Yanshu","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Hanjun","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"320","article-title":"19.5 Digital Leakage Compensation for a Low-Power and Low-Jitter 0.5-to-5GHz PLL in 10nm FinFET CMOS Technology","author":"fan","year":"0","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537876"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2018.8564928"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2209810"},{"key":"ref7","first-page":"587","article-title":"A Fully Integrated Phase-locked Loop with Leakage Current Compensation in 65-nm CMOS Technology","author":"park","year":"0","journal-title":"IEEE Int Conf Consumer Electronics (ICCE 01)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780807"}],"event":{"name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2019,11,4]]},"location":"Macau, Macao","end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043348\/9056889\/09056900.pdf?arnumber=9056900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:48:47Z","timestamp":1658094527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9056900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/a-sscc47793.2019.9056900","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}