{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T19:44:57Z","timestamp":1765827897600,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/a-sscc47793.2019.9056903","type":"proceedings-article","created":{"date-parts":[[2020,4,6]],"date-time":"2020-04-06T22:38:37Z","timestamp":1586212717000},"page":"213-216","source":"Crossref","is-referenced-by-count":33,"title":["An Asynchronous Reconfigurable SNN Accelerator With Event-Driven Time Step Update"],"prefix":"10.1109","author":[{"given":"Jilin","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Hui","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jinsong","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"ref3","first-page":"90","article-title":"An FPGA Platform for Real-Time Simulation of Spiking Neuronal Networks","volume":"11","author":"danilo","year":"2017","journal-title":"Frontiers in Neuroscience"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280625"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335628"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280696"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884901"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.842110"},{"key":"ref2","first-page":"516","article-title":"NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors","volume":"9","author":"kit","year":"2016","journal-title":"Frontiers in Neuroscience"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10827-007-0038-6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2006.11.029"}],"event":{"name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2019,11,4]]},"location":"Macau, Macao","end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043348\/9056889\/09056903.pdf?arnumber=9056903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:48:47Z","timestamp":1658080127000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9056903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/a-sscc47793.2019.9056903","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}