{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T08:15:18Z","timestamp":1767860118301,"version":"3.49.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/a-sscc47793.2019.9056918","type":"proceedings-article","created":{"date-parts":[[2020,4,7]],"date-time":"2020-04-07T02:38:37Z","timestamp":1586227117000},"page":"61-64","source":"Crossref","is-referenced-by-count":12,"title":["A Sparse-Adaptive CNN Processor with Area\/Performance balanced N-Way Set-Associate PE Arrays Assisted by a Collision-Aware Scheduler"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Yuan","sequence":"first","affiliation":[]},{"given":"Jingyu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yixiong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[]},{"given":"Zhibo","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xiaoyu","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310261"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502404"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref7","first-page":"130","article-title":"An 11.5Tops\/w 1024-MAc butterfly structure dual-core sparsity-aware neural processing unit in 8nm flagship mobile SoC","author":"song","year":"0","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"}],"event":{"name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Macau, Macao","start":{"date-parts":[[2019,11,4]]},"end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043348\/9056889\/09056918.pdf?arnumber=9056918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:48:47Z","timestamp":1658094527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9056918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/a-sscc47793.2019.9056918","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}