{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T11:04:57Z","timestamp":1781607897820,"version":"3.54.5"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/a-sscc47793.2019.9056931","type":"proceedings-article","created":{"date-parts":[[2020,4,6]],"date-time":"2020-04-06T22:38:37Z","timestamp":1586212717000},"page":"87-90","source":"Crossref","is-referenced-by-count":15,"title":["A 9.4MHz-to-2.4GHz Jitter-Power Reconfigurable Fractional-N Ring PLL for Multi-Standard Applications in 7nm FinFET CMOS Technology"],"prefix":"10.1109","author":[{"given":"Sangdon","family":"Jung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaehong","family":"Jung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byungki","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seunghyun","family":"Oh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongwoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"268","article-title":"A 0.012mm2 3.1mW Bang-Bang Digital Fractional-N PLL with a Power-Supply-Noise Cancellation Technique and a Walking-One-Phase-Selection Fractional Frequency Divider","author":"liu","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"270","article-title":"A 0.026mm2 5.3mW 32-to-2000MHz Digital Fractional-N Phase-Locked Loop Using a Phase-Interpolating Phase-to-Digital Converter","author":"jang","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"70","article-title":"A Reconfigurable Distributed All-Digital Clock Generator Core with SSC and Skew Correction in 22nm High-k Tri-Gate LP CMOS","author":"li","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"226","article-title":"A 0.009mm2 2.06mW 32-to-2000MHz 2nd_ Order ?? Analogous Bang-Bang Digital PLL with Feed-Forward Delay-Locked and Phase-Locked Operations in 14nm FinFET Technology","author":"song","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref7","first-page":"272","article-title":"A 20-to-1000MHz 14ps Peak-to-Peak Jitter Reconfigurable Multi-Output All-Digital Clock Generator Using Open-Loop Fractional Dividers in 65nm CMOS","author":"elkholy","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373418"},{"key":"ref1","first-page":"112","article-title":"A Family of IA 22nm Processors","author":"kurd","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Macau, Macao","start":{"date-parts":[[2019,11,4]]},"end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043348\/9056889\/09056931.pdf?arnumber=9056931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:48:47Z","timestamp":1658080127000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9056931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/a-sscc47793.2019.9056931","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}