{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:36:49Z","timestamp":1771706209451,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/a-sscc47793.2019.9056964","type":"proceedings-article","created":{"date-parts":[[2020,4,7]],"date-time":"2020-04-07T02:38:37Z","timestamp":1586227117000},"page":"91-94","source":"Crossref","is-referenced-by-count":9,"title":["A 2.4-GHz 500-\u00b5W 370-fs<sub>rms<\/sub> Integrated Jitter Sub-Sampling Sub-Harmonically Injection-Locked PLL in 90-nm CMOS"],"prefix":"10.1109","author":[{"given":"Chun-Yu","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yu-Ting","family":"Hung","sequence":"additional","affiliation":[]},{"given":"Tsung-Hsien","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870394"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref5","first-page":"188","article-title":"A 6.75-to-8.25GHz 2.25mW 190fsrms Integrated-Jitter PVT-Insensitive Injection-Locked Clock Multiplier Using All-Digital Continuous Frequency-Tracking Loop in 65nm CMOS","author":"elkholy","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"420","article-title":"A 6732&#x00B5;W 1.8-to-2.5GHz Dividerless Fractional-N Digital PLL with an Inherent Frequency-Capture Capability and a Phase-Dithering Spur Mitigation for IoT Applications","author":"he","year":"2017","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310282"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref1","first-page":"256","article-title":"A 0.01mm2 4.6-to-5.6GHz Sub-Sampling Type-I Frequency Synthesizer with -254dB FOM","author":"sharkia","year":"2018","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Macau, Macao","start":{"date-parts":[[2019,11,4]]},"end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043348\/9056889\/09056964.pdf?arnumber=9056964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:48:47Z","timestamp":1658094527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9056964\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/a-sscc47793.2019.9056964","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}