{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T16:14:20Z","timestamp":1778170460639,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/a-sscc47793.2019.9056974","type":"proceedings-article","created":{"date-parts":[[2020,4,6]],"date-time":"2020-04-06T22:38:37Z","timestamp":1586212717000},"page":"223-226","source":"Crossref","is-referenced-by-count":17,"title":["Configurable BCAM\/TCAM Based on 6T SRAM Bit Cell and Enhanced Match Line Clamping"],"prefix":"10.1109","author":[{"given":"Jongeun","family":"Koo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eunhwan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seunghyun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taesu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungju","family":"Ryu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/65.120723"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/1994\/83851"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649109"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510557"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231285"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502311"},{"key":"ref2","first-page":"83","article-title":"A 128×128b high-speed wide-AND match-line content addressable memory in 32nm CMOS","author":"agarwal","year":"0","journal-title":"2011 Proceedings of the ESSCIRC (ESSCIRC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"}],"event":{"name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Macau, Macao","start":{"date-parts":[[2019,11,4]]},"end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9043348\/9056889\/09056974.pdf?arnumber=9056974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:47:11Z","timestamp":1658080031000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9056974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/a-sscc47793.2019.9056974","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}