{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:13:55Z","timestamp":1740100435768,"version":"3.37.3"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,7]]},"DOI":"10.1109\/a-sscc53895.2021.9634748","type":"proceedings-article","created":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T20:45:05Z","timestamp":1639169105000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["1.55mW 2GHz ERBW 7b 800MS\/s 3-stage Pipelined SAR ADC in 28nm CMOS using a Kickback-Cancelling 7T-Dynamic Residue Amplifier with only 16fF Input Capacitance"],"prefix":"10.1109","author":[{"given":"Hyeonsik","family":"Kim","sequence":"first","affiliation":[{"name":"Konkuk University,Seoul,Korea"}]},{"given":"Seonkyung","family":"Kim","sequence":"additional","affiliation":[{"name":"Konkuk University,Seoul,Korea"}]},{"given":"Jintae","family":"Kim","sequence":"additional","affiliation":[{"name":"Konkuk University,Seoul,Korea"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948170"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3063680"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"ref5","first-page":"468","article-title":"A 3.1mW 8b 1.2GS\/s Single-Channel Asynchronous SAR ADC with Alternate Comparators for Enhanced Speed in 32nm Digital CMOS","author":"kull","year":"2013","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844136"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075942"}],"event":{"name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2021,11,7]]},"location":"Busan, Korea, Republic of","end":{"date-parts":[[2021,11,10]]}},"container-title":["2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9634699\/9634177\/09634748.pdf?arnumber=9634748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,23]],"date-time":"2022-05-23T21:23:06Z","timestamp":1653340986000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9634748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,7]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/a-sscc53895.2021.9634748","relation":{},"subject":[],"published":{"date-parts":[[2021,11,7]]}}}