{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T15:05:53Z","timestamp":1725807953287},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,7]]},"DOI":"10.1109\/a-sscc53895.2021.9634753","type":"proceedings-article","created":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T15:45:05Z","timestamp":1639151105000},"page":"1-3","source":"Crossref","is-referenced-by-count":2,"title":["A 4.39ps, 1.5GS\/s Time\u2013to-Digital Converter with 4\u00d7 Phase Interpolation Technique and a 2-D Quantization Array"],"prefix":"10.1109","author":[{"given":"Yongkuo","family":"Ma","sequence":"first","affiliation":[]},{"given":"Peiyuan","family":"Wan","sequence":"additional","affiliation":[]},{"given":"Hongda","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhi","family":"Wan","sequence":"additional","affiliation":[]},{"given":"Xiaoyu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Zhijie","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2762698"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2788872"},{"key":"ref5","first-page":"252","article-title":"A 4× Interleaved 10GS\/s 8b Time-Domain ADC with 16 × Interpolation-Based Inter-Stage Gain Achieving >37.5 dB SNDR at 18GHz Input","author":"zhang","year":"2020","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844200"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"}],"event":{"name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2021,11,7]]},"location":"Busan, Korea, Republic of","end":{"date-parts":[[2021,11,10]]}},"container-title":["2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9634699\/9634177\/09634753.pdf?arnumber=9634753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:54:29Z","timestamp":1652187269000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9634753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,7]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/a-sscc53895.2021.9634753","relation":{},"subject":[],"published":{"date-parts":[[2021,11,7]]}}}