{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:51:33Z","timestamp":1730199093623,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,7]]},"DOI":"10.1109\/a-sscc53895.2021.9634762","type":"proceedings-article","created":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T15:45:05Z","timestamp":1639151105000},"page":"1-3","source":"Crossref","is-referenced-by-count":2,"title":["A 3.2 GHz 178fs<sub>rms<\/sub> Jitter Injection Locked Clock Multiplier Using Sub-Sampling FTL and DLL for In-Band Noise Improvement"],"prefix":"10.1109","author":[{"given":"Dong-Hyun","family":"Yoon","sequence":"first","affiliation":[]},{"given":"Dong-Kyu","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Kiho","family":"Seong","sequence":"additional","affiliation":[]},{"given":"Tae-Hyeok","family":"Eom","sequence":"additional","affiliation":[]},{"given":"Jae-Soub","family":"Han","sequence":"additional","affiliation":[]},{"given":"Ju Eon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kwang-Hyun","family":"Baek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"2724","article-title":"A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop with Self-Calibrated Injection Timing and Pulse width","volume":"55","author":"jin","year":"2020","journal-title":"JSSC"},{"key":"ref3","first-page":"490","article-title":"A 140fsrms-Jitter and -72dBc-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Using a Background Triple-Point Frequency\/Phase\/Slope Calibrator","author":"yoo","year":"2019","journal-title":"ISSCC"},{"key":"ref2","first-page":"392","article-title":"A 5GHz 370fsrms 6.5mW Clock Multiplier Using a Crystal-Oscillator Frequency Quadrupler in 65nm CMOS","author":"megawer","year":"2019","journal-title":"ISSCC"},{"key":"ref1","first-page":"152","article-title":"A 2.5-to-5.75GHz 5mW 0.3psrms-Jitter Cascaded Ring-Based Digital Injection-Locked Clock Multiplier in 65nm CMOS","author":"coombs","year":"2017","journal-title":"ISSCC"}],"event":{"name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2021,11,7]]},"location":"Busan, Korea, Republic of","end":{"date-parts":[[2021,11,10]]}},"container-title":["2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9634699\/9634177\/09634762.pdf?arnumber=9634762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:54:28Z","timestamp":1652187268000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9634762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,7]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/a-sscc53895.2021.9634762","relation":{},"subject":[],"published":{"date-parts":[[2021,11,7]]}}}