{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:23:47Z","timestamp":1751095427187},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,7]],"date-time":"2021-11-07T00:00:00Z","timestamp":1636243200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,7]]},"DOI":"10.1109\/a-sscc53895.2021.9634767","type":"proceedings-article","created":{"date-parts":[[2021,12,10]],"date-time":"2021-12-10T20:45:05Z","timestamp":1639169105000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["A 0.9V 0.022mm<sup>2<\/sup> 103dB DR Switched-Capacitor Audio Delta-Sigma Modulator Using Input-Referred kT\/C Noise Reduction Technique"],"prefix":"10.1109","author":[{"given":"Yong-Sik","family":"Kwak","sequence":"first","affiliation":[]},{"given":"Ho-Jin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kang-II","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Jun-Ho","family":"Boo","sequence":"additional","affiliation":[]},{"given":"Gil-Cho","family":"Ahn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"317","article-title":"A 0.022 mm298.5 dB SNDR Hybrid Audio Delta-Sigma Modulator with Digital ELD Compensation in 28nm CMOS","author":"wang","year":"2014","journal-title":"A-SSCC"},{"key":"ref3","first-page":"1731","article-title":"0.04-mm2103 -dB-A Dynamic Range Second-Order VCO-Based Audio ?? ADC in 0.13-?m CMOS","author":"cardes","year":"2018","journal-title":"JSSC"},{"key":"ref6","first-page":"164","article-title":"A116 ?W104.4 dB-DR 100.6dB-SNDR CT ?? Audio ADC Using Tri-Level Current-Steering DAC with Gate-Leakage Compensated Off-Transistor-Based Bias Noise Filter","author":"lo","year":"2021","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063159"},{"key":"ref7","first-page":"1","article-title":"A440 ?W109.8 dB DR, 106.5dB SNDR Discrete-Time Zoom ADC with a 20kHz BW","author":"eland","year":"2020","journal-title":"VLSI"},{"key":"ref2","first-page":"466","article-title":"A0.13 ?m CMOS SoC for Simultaneous Multichannel Optogenetics and Electrophysiological Brain Recording","author":"gagnon-turcotte","year":"2018","journal-title":"ISSCC"},{"key":"ref1","first-page":"64","article-title":"A 0.01mm2 25 ?W2 MS\/s 74dB-SNDR Continuous-Time Pipelined-SAR ADC with 120fF Input Capacitor","author":"shen","year":"2019","journal-title":"ISSCC"}],"event":{"name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2021,11,7]]},"location":"Busan, Korea, Republic of","end":{"date-parts":[[2021,11,10]]}},"container-title":["2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9634699\/9634177\/09634767.pdf?arnumber=9634767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:54:27Z","timestamp":1652201667000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9634767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,7]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/a-sscc53895.2021.9634767","relation":{},"subject":[],"published":{"date-parts":[[2021,11,7]]}}}