{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T01:04:12Z","timestamp":1781226252045,"version":"3.54.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,5]],"date-time":"2023-11-05T00:00:00Z","timestamp":1699142400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,5]],"date-time":"2023-11-05T00:00:00Z","timestamp":1699142400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,5]]},"DOI":"10.1109\/a-sscc58667.2023.10347948","type":"proceedings-article","created":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T19:25:44Z","timestamp":1702927544000},"page":"1-3","source":"Crossref","is-referenced-by-count":7,"title":["A 0.000261 mm<sup>2<\/sup> Single-Channel 1 GS\/s 8-Bit 3-Stage Capacitor Array-Assisted Charge-Injection DAC-Based SAR ADC in 28 nm CMOS"],"prefix":"10.1109","author":[{"given":"Chan-Ho","family":"Kye","sequence":"first","affiliation":[{"name":"EPFL,Neuch&#x00E2;tel,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyojin","family":"Choo","sequence":"additional","affiliation":[{"name":"EPFL,Neuch&#x00E2;tel,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487818"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418106"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870372"},{"key":"ref5","first-page":"266","article-title":"An 8b 1.0-to-1.25GS\/s 0.7-to-0.8V Single Stage Time-Based Gated-Ring-Oscillator ADC with 2x Interpolating Sense-Amplifier-Latches","volume-title":"ISSCC","author":"Yonar","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870467"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662524"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870371"},{"key":"ref9","first-page":"97","article-title":"A >3GHz ERBW 1.1GS\/s 8b Two-Step SAR ADC with Recursive-Weight DAC","volume-title":"VLSI","author":"Chen","year":"2018"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163064"}],"event":{"name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Haikou, China","start":{"date-parts":[[2023,11,5]]},"end":{"date-parts":[[2023,11,8]]}},"container-title":["2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10347557\/10347908\/10347948.pdf?arnumber=10347948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,12]],"date-time":"2024-07-12T17:33:48Z","timestamp":1720805628000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10347948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/a-sscc58667.2023.10347948","relation":{},"subject":[],"published":{"date-parts":[[2023,11,5]]}}}