{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T04:11:30Z","timestamp":1751343090815,"version":"3.41.0"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,5]],"date-time":"2023-11-05T00:00:00Z","timestamp":1699142400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,5]],"date-time":"2023-11-05T00:00:00Z","timestamp":1699142400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,5]]},"DOI":"10.1109\/a-sscc58667.2023.10347958","type":"proceedings-article","created":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T19:25:44Z","timestamp":1702927544000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["A 11.6-to-13.6GHz, 47-fsrms Jitter Integer-N PLL with Simultaneous Differential 2ND-Harmonic Output using a - 128dBc\/Hz Phase Noise at 1MHz offset Quad-Core VCO in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Ruichang","family":"Ma","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, BNRist, Tsinghua University,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haikun","family":"Jia","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, BNRist, Tsinghua University,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongzhuo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, BNRist, Tsinghua University,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Deng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, BNRist, Tsinghua University,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, BNRist, Tsinghua University,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baoyong","family":"Chi","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, BNRist, Tsinghua University,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2023,11,5]]},"location":"Haikou, China","end":{"date-parts":[[2023,11,8]]}},"container-title":["2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10347557\/10347908\/10347958.pdf?arnumber=10347958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T17:34:54Z","timestamp":1751304894000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10347958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,5]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/a-sscc58667.2023.10347958","relation":{},"subject":[],"published":{"date-parts":[[2023,11,5]]}}}