{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T05:57:27Z","timestamp":1761631047221},"reference-count":2,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,5]],"date-time":"2023-11-05T00:00:00Z","timestamp":1699142400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,5]],"date-time":"2023-11-05T00:00:00Z","timestamp":1699142400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,5]]},"DOI":"10.1109\/a-sscc58667.2023.10348005","type":"proceedings-article","created":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T19:25:44Z","timestamp":1702927544000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 1.01V 8.5Gb\/s\/pin 16Gb LPDDR5x SDRAM with Self-Pre-Emphasized Stacked-Tx, Supply Voltage Insensitive Rx, and Optimized Clock Using 4th-Generation 10nm DRAM Process for High-Speed and Low-Power Applications"],"prefix":"10.1109","author":[{"given":"Hyun-A","family":"Ahn","sequence":"first","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Yoo-Chang","family":"Sung","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Yong-Hun","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Janghoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Kihan","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Donghun","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Young-Gil","family":"Go","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jae-Woo","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jae-Woo","family":"Jung","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Yong-Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Ga-Ram","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jun-Seo","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Bo-Hyeon","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jinhyeok","family":"Baek","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Daesik","family":"Moon","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Daihyun","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Young-soo","family":"Sohn","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Changsik","family":"Yoo","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Tae-Young","family":"Oh","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280308"},{"key":"ref2","first-page":"346","article-title":"A 16Gb Sub-1V 7.14Gb\/s\/pin LPDDR5 SDRAM Applying a Mosaic Architecture with a Short-Feedback 1-Tap DFE, an FSS Bus with Low-Level Swing and an Adaptively Controlled Body Biasing in a 3rd-Generation 10nm DRAM","author":"Kim","journal-title":"ISSCC 2021"}],"event":{"name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2023,11,5]]},"location":"Haikou, China","end":{"date-parts":[[2023,11,8]]}},"container-title":["2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10347557\/10347908\/10348005.pdf?arnumber=10348005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T01:21:04Z","timestamp":1705022464000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10348005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,5]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/a-sscc58667.2023.10348005","relation":{},"subject":[],"published":{"date-parts":[[2023,11,5]]}}}