{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:46:43Z","timestamp":1764226003319,"version":"build-2065373602"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T00:00:00Z","timestamp":1731888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T00:00:00Z","timestamp":1731888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,18]]},"DOI":"10.1109\/a-sscc60305.2024.10848669","type":"proceedings-article","created":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T13:32:10Z","timestamp":1738071130000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["A 2.8-to-7.2GT\/s DDR5 Registering Clock Driver IC with Parallel-Data Timing and Pin-to-Pin Skew Calibration for a Dual In-Line Memory Module"],"prefix":"10.1109","author":[{"given":"Joomyoung","family":"Kim","sequence":"first","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jaehong","family":"Jung","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Kwangmin","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Barosaim","family":"Sung","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jaekwon","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Baekmin","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Tae-Gun","family":"Noh","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jaehoon","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Hyun-Gi","family":"Seok","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Youngsea","family":"Cho","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Gyusik","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Takahiro","family":"Nomiyama","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Sunhye","family":"Kang","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Yeongcheol","family":"Jeong","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Sanguk","family":"Cho","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Gyumin","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Do-Hyun","family":"Oh","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jaenam","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Yong","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Seungjin","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Seunghyun","family":"Oh","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Jongwoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]}],"member":"263","reference":[{"volume-title":"JEDEC DDR5RCD04 (JESD82-514)","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3242935"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2592620"},{"key":"ref4","first-page":"186","article-title":"A High-Accuracy Multi-Phase Injection-Locked 8-Phase 7GHz Clock Generator in 65 nm with 7b Phase Interpolators for High-Speed Data Links","author":"Wang","year":"2021","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3197061"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067283"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3123610"},{"key":"ref8","first-page":"306","article-title":"A 6.4-Gb\/s Near-Ground Single-Ended Transceiver for DualRank DIMM Memory Interface Systems","author":"Kaviani","year":"2013","journal-title":"ISSCC"}],"event":{"name":"2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2024,11,18]]},"location":"Hiroshima, Japan","end":{"date-parts":[[2024,11,21]]}},"container-title":["2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10848544\/10848535\/10848669.pdf?arnumber=10848669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T17:30:29Z","timestamp":1761672629000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10848669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,18]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/a-sscc60305.2024.10848669","relation":{},"subject":[],"published":{"date-parts":[[2024,11,18]]}}}