{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T11:26:36Z","timestamp":1778153196529,"version":"3.51.4"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T00:00:00Z","timestamp":1731888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T00:00:00Z","timestamp":1731888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,18]]},"DOI":"10.1109\/a-sscc60305.2024.10848772","type":"proceedings-article","created":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T18:32:10Z","timestamp":1738089130000},"page":"1-3","source":"Crossref","is-referenced-by-count":2,"title":["A 0.0006-mm<sup>2<\/sup> 0.13-pJ\/bit 9\u201321-Gb\/s Sampling CDR with Inverter-Based Frequency Multiplier and Embedded 1:3 DEMUX in 65-nm CMOS"],"prefix":"10.1109","author":[{"given":"Zhicheng","family":"Dong","sequence":"first","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoteng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zekai","family":"Yang","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianting","family":"Su","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haolin","family":"Han","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Bu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Zhou","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Depeng","family":"Sun","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruixue","family":"Ding","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Hiroshima, Japan","start":{"date-parts":[[2024,11,18]]},"end":{"date-parts":[[2024,11,21]]}},"container-title":["2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10848544\/10848535\/10848772.pdf?arnumber=10848772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T18:32:20Z","timestamp":1738089140000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10848772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,18]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/a-sscc60305.2024.10848772","relation":{},"subject":[],"published":{"date-parts":[[2024,11,18]]}}}