{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:41:36Z","timestamp":1773247296967,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T00:00:00Z","timestamp":1731888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T00:00:00Z","timestamp":1731888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,18]]},"DOI":"10.1109\/a-sscc60305.2024.10849083","type":"proceedings-article","created":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T18:32:10Z","timestamp":1738089130000},"page":"1-3","source":"Crossref","is-referenced-by-count":6,"title":["A 28nm 166.9 TOPS\/W x Mb\/mm<sup>2<\/sup> DRAM-Free QLC Compute-in-ROM Macro Supporting High Task-Level Inference Energy Efficiency for Tiny AI Edge Devices"],"prefix":"10.1109","author":[{"given":"Ling-An","family":"Cheong","sequence":"first","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Chen","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Mufeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Tianyu","family":"Liao","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Mingyen","family":"Lee","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Yue","family":"Ke","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Wenjun","family":"Tang","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Yiming","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Xirui","family":"Du","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,LFET\/BNRist,Department of Electronic Engineering,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121295"},{"key":"ref2","article-title":"A 8-b-Precision 6T SRAM Computing-inMemory Macro Using Segmented-Bitline Charge-Sharing Scheme for AI Edge Chips","author":"Su","year":"2023","journal-title":"JSSC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731545"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830338"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3326955"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268726"},{"key":"ref9","article-title":"A 3nm, 32.5TOPS\/W, 55.0TOPS\/mm2 and 3.78 Mb\/mm2 Fully-Digital Compute-in-Memory Macro Supporting INT12 \u00d7 INT12 with a Parallel-MAC Architecture and Foundry 6TSRAM Bit Cell","author":"Fujiwara","year":"2024","journal-title":"ISSCC"}],"event":{"name":"2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Hiroshima, Japan","start":{"date-parts":[[2024,11,18]]},"end":{"date-parts":[[2024,11,21]]}},"container-title":["2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10848544\/10848535\/10849083.pdf?arnumber=10849083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,29]],"date-time":"2025-01-29T18:44:33Z","timestamp":1738176273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10849083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,18]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/a-sscc60305.2024.10849083","relation":{},"subject":[],"published":{"date-parts":[[2024,11,18]]}}}