{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:58:39Z","timestamp":1780502319322,"version":"3.54.1"},"reference-count":69,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1109\/access.2013.2260816","type":"journal-article","created":{"date-parts":[[2013,5,10]],"date-time":"2013-05-10T20:19:46Z","timestamp":1368217186000},"page":"201-215","source":"Crossref","is-referenced-by-count":105,"title":["BSIM\u2014SPICE Models Enable FinFET and UTB IC Designs"],"prefix":"10.1109","volume":"1","author":[{"given":"Navid","family":"Paydavosi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sriramkumar","family":"Venugopalan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan Pablo","family":"Duarte","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Srivatsava","family":"Jandhyala","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali M.","family":"Niknejad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chenming Calvin","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"19","article-title":"Ultra-thin body PMOSFETs with selectively deposited ge source\/drain","author":"choi","year":"2001","journal-title":"Proc Tech Dig Symp VLSI Technol"},{"key":"ref38","author":"maleville","year":"2010","journal-title":"Wafers for Fully Depleted Soi Devices Ready for Volume Advanced Substrate News"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/55.841313"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.810888"},{"key":"ref31","first-page":"58","article-title":"Sub-5 nm all-around gate FinFET for ultimate scaling","author":"lee","year":"2006","journal-title":"Proc VLSI Technol Digest Tech Papers Symp"},{"key":"ref30","first-page":"196","article-title":"5 nm-gate nanowire FinFET","author":"yang","year":"2004","journal-title":"Proc VLSI Technol Digest Tech Papers Symp"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703287"},{"key":"ref35","first-page":"212","article-title":"Fully depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source\/drain","author":"cheng","year":"2009","journal-title":"Proc VLSI Technol Symp"},{"key":"ref34","first-page":"61","article-title":"Strained FDSOI CMOS technology scalability down to 2.5 nm film thickness and 18 nm gate length with a <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm TiN}\/{\\rm HfO}_{2}$<\/tex><\/formula> gate stack","author":"barral","year":"2011","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref60","author":"dunga","year":"2008","journal-title":"Nanoscale CMOS modeling"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2011.09.001"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/16.974719"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2245419"},{"key":"ref28","first-page":"251","article-title":"FinFET scaling to 10 nm gate length","author":"yu","year":"2002","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref64","author":"lu","year":"2011","journal-title":"Compact models for future generation CMOS"},{"key":"ref27","first-page":"67","article-title":"Sub 50-nm FinFET: PMOS","author":"huang","year":"1999","journal-title":"Proc Int Electron Devices Meeting Tech Dig"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2198065"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2011.6081683"},{"key":"ref29","first-page":"112","article-title":"Omega FETs transistors with TiN metal gate and HfO2 down to 10 nm","author":"jahan","year":"2005","journal-title":"Proc VLSI Technol Digest Tech Papers Symp"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2010570"},{"key":"ref68","author":"cao","year":"2006","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref69","year":"2012","journal-title":"BSIM-CMG Technical Manual and Code"},{"key":"ref2","author":"markoff","year":"0","journal-title":"Intel Increases Transistor Speed by Building Upward"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330657"},{"key":"ref20","first-page":"1","article-title":"Moore's law past 32 nm: Future challenges in device scaling","author":"kuhn","year":"2009","journal-title":"Proc 13th Int Workshop on Computational Electronics"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(74)90145-2"},{"key":"ref21","author":"hu","year":"2010","journal-title":"Modern Semiconductor Devices for Integrated Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051189"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/16.249429"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746531"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/9780470547182"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1142\/ISASSET"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881001"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.822661"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2004.11.013"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(66)90068-2"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330675"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358719"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.881005"},{"key":"ref52","first-page":"724","article-title":"BSIM6: Symmetric bulk MOSFET model","author":"chauhan","year":"2012","journal-title":"Proc Tech Proc NSTI Nanotechnol Conf"},{"key":"ref10","first-page":"1","article-title":"Advanced high-K gate dielectric for high-performance short-channel In0.7Ga0.3As quantum well field effect transistors on silicon substrate for low power logic applications","author":"radosavljevic","year":"2009","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1021\/nl301702r"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.89"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.279"},{"key":"ref13","first-page":"121","article-title":"Si tunnel transistors with a novel silicided source and 46 mV\/dec swing","author":"kanghoon","year":"2010","journal-title":"Symp VLSI Tech (VLSIT)"},{"key":"ref14","first-page":"113501-1","article-title":"Experimental evidence of ferroelectric negative capacitance in nanoscaleheterostructures","volume":"99","author":"khan","year":"2011","journal-title":"Appl Phys Lett"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131661"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242454"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.09.026"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"486","DOI":"10.1109\/5.573737","article-title":"CMOS scaling into the nanometer regime","volume":"85","author":"taur","year":"1997","journal-title":"Proc IEEE"},{"key":"ref4","author":"merritt","year":"2012","journal-title":"TSMC taps ARM's V8 on road to 16-nm FinFET"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2155658"},{"key":"ref5","author":"mcgrath","year":"0","journal-title":"Globalfoundries Looks to Leapfrog Fab Rival"},{"key":"ref8","author":"merritt","year":"0","journal-title":"Intel's Finfets Approach Draws Fire From Rivals"},{"key":"ref49","author":"cheng","year":"1999","journal-title":"MOSFET Modeling & BSIM3 User's Guide"},{"key":"ref7","first-page":"32.3.1","article-title":"Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications","author":"fujita","year":"2011","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424320"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"558","DOI":"10.1109\/JSSC.1987.1052773","article-title":"BSIM: Berkeley short-channel IGFET model for MOS transistors","volume":"22","author":"sheu","year":"1987","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref45","author":"nagel","year":"1973","journal-title":"SPICE Simulation Program with Integrated Circuit Emphasis Berkeley Electronics Research Laboratory Memorandum ERL-M 382"},{"key":"ref48","author":"liu","year":"1998","journal-title":"BSIM 3v3 2 MOSFET model users' manual"},{"key":"ref47","author":"jeng","year":"1990","journal-title":"Design and modeling of deep-submicrometer MOSFETS"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556122"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556120"},{"key":"ref44","first-page":"683","article-title":"Analysis of <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm p}_+$<\/tex><\/formula> poly si double-gate thin-film SOI MOSFETs","author":"tanaka","year":"1991","journal-title":"Proc IEDM Tech Dig"},{"key":"ref43","first-page":"128","article-title":"ETSOI CMOS for system-on-chip applications featuring 22 nm gate length, sub-100 nm gate pitch, and 0.08 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}_{2}$<\/tex><\/formula> SRAM cell","author":"cheng","year":"2011","journal-title":"Proc VLSI Technol (VLSIT) Symp"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/6336544\/06514968.pdf?arnumber=6514968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:32Z","timestamp":1642004672000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6514968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":69,"URL":"https:\/\/doi.org\/10.1109\/access.2013.2260816","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}