{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:12:02Z","timestamp":1784905922971,"version":"3.55.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1109\/access.2013.2262015","type":"journal-article","created":{"date-parts":[[2013,5,10]],"date-time":"2013-05-10T20:19:46Z","timestamp":1368217186000},"page":"258-265","source":"Crossref","is-referenced-by-count":34,"title":["Dual Mode Logic\u2014Design for Energy Efficiency and High Performance"],"prefix":"10.1109","volume":"1","author":[{"given":"I.","family":"Levi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Fish","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091974"},{"key":"ref11","first-page":"9","article-title":"Performance of submicron CMOS devices and gates with substrate biasing","volume":"4","author":"liu","year":"2000","journal-title":"Proc IEEE Int Symp Circuits Syst Geneva"},{"key":"ref12","first-page":"761","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051937"},{"key":"ref14","first-page":"222","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref15","author":"sutherland","year":"1999","journal-title":"Logical Effort-Designing Fast CMOS Circuits"},{"key":"ref16","author":"mohanty","year":"2008","journal-title":"Low-Power High-Level Synthesis for Nanoscale CMOS Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271959"},{"key":"ref18","author":"koren","year":"2002","journal-title":"Computer Arithmetic Algorithms"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2010.5670687"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5_14"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea1010204"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257902"},{"key":"ref6","year":"1990","journal-title":"Static timing analysis of semiconductor digital circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"ref8","first-page":"1671","article-title":"Triple-threshold static power minimization technique in high-level synthesis for designing high-speed low-power SOC applications using 90 nm MTCMOS technology","author":"chen","year":"2007","journal-title":"Proc Canadian Conf Electrical and Computer Engineering"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013325"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878290"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198678"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219274"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676855"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264605"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.23"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1985.6158969"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea1010001"},{"key":"ref25","author":"kundert","year":"1995","journal-title":"The Designer's Guide to SPICE and Spectre"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/6336544\/06514913.pdf?arnumber=6514913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:34Z","timestamp":1642004674000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6514913\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/access.2013.2262015","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}