{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,12,6]],"date-time":"2023-12-06T12:41:17Z","timestamp":1701866477741},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1109\/access.2013.2294433","type":"journal-article","created":{"date-parts":[[2014,1,3]],"date-time":"2014-01-03T18:55:30Z","timestamp":1388775330000},"page":"811-816","source":"Crossref","is-referenced-by-count":3,"title":["800 MB\/s DDR NAND Flash Memory Multi-Chip Package With Source-Synchronous Interface for Point-to-Point Ring Topology"],"prefix":"10.1109","volume":"1","author":[{"given":"Peter","family":"Gillingham","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Chinn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Ki","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Don","family":"Macdonald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hakjune","family":"Oh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-Beom","family":"Pyeon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roland","family":"Schuetz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2007.4290560"},{"key":"ref3","year":"1996","journal-title":"IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology (RamLink)"},{"key":"ref5","first-page":"1","article-title":"A 256 Gb NAND flash memory stack with 300 MB\/s HLNAND interface chip for point-to-point ring topology","author":"gillingham","year":"2011","journal-title":"Proc 3rd IEEE IMW"},{"key":"ref2","year":"2012","journal-title":"NAND Flash Interface Interoperability"},{"key":"ref1","year":"2013","journal-title":"Open NAND FLash Interface Specification Revision 2 2"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/iel7\/6287639\/6336544\/06681893.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/6336544\/06681893.pdf?arnumber=6681893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:34Z","timestamp":1642004674000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6681893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/access.2013.2294433","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}