{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T18:15:22Z","timestamp":1648923322777},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"SK Hynix Semiconductor Company, Ltd"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2014]]},"DOI":"10.1109\/access.2014.2308922","type":"journal-article","created":{"date-parts":[[2014,3,11]],"date-time":"2014-03-11T18:03:28Z","timestamp":1394561008000},"page":"183-194","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid Gate-Level Leakage Model for Monte Carlo Analysis on Multiple GPUs"],"prefix":"10.1109","volume":"2","author":[{"family":"Jinwook Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Young Hwan Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"1205","article-title":"Monte Carlo simulation for a SoC design using the convergence condition of confidence interval","author":"hyun","year":"2007","journal-title":"Proc ITC\/CSCC"},{"key":"ref32","year":"2012","journal-title":"Synopsys Hspice?Accurate Circuit Simulation"},{"key":"ref31","year":"2013","journal-title":"GeForce GTX 680 GeForce"},{"key":"ref30","year":"2013","journal-title":"MATLAB The Language of Technical Computing"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231856"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996693"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.906960"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2016546"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837394"},{"key":"ref16","first-page":"475","article-title":"Efficient tail estimation for massive correlated log-normal sums?With applications in statistical leakage analysis","author":"gao","year":"2010","journal-title":"Proc 40th ACM\/IEEE DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629956"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2011.6111717"},{"key":"ref19","first-page":"409","article-title":"Evaluation of the state-of-the art statistical leakage estimation methods using the BSIM4 transistor model","author":"kim","year":"2009","journal-title":"Proc 12th ISIC"},{"key":"ref28","year":"2013","journal-title":"CUBLAS?NVIDIA CUDA Basic Linear Algebra Subroutines (cuBLAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230804"},{"key":"ref27","author":"schaeffer","year":"2010","journal-title":"Modification of Negative Eigenvalues to Create Positive Definite Matrices and Approximation of Standard Errors of Correlation Estimates"},{"key":"ref3","first-page":"42","article-title":"Transistor elements for 30 nm physical gate lengths and beyond","volume":"6","author":"doyle","year":"2002","journal-title":"Intel Technol J"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.18"},{"key":"ref29","year":"2013","journal-title":"BLAS (Basic Linear Algebra Subprograms)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013956"},{"key":"ref8","first-page":"19","article-title":"Full-chip sub-threshold leakage power prediction model for sub- 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"narendra","year":"2002","journal-title":"Proc ISLPED"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838919"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566426"},{"key":"ref1","first-page":"864","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138675"},{"key":"ref22","year":"2013","journal-title":"NVIDIA CUDA?Parallel Programming and Computing Platform"},{"key":"ref21","author":"xi","year":"2003","journal-title":"BSIM4 0 0 MOSFET Model Users Manual"},{"key":"ref24","year":"2013","journal-title":"OpenSPARC T2"},{"key":"ref23","first-page":"96","article-title":"Leakage and leakage sensitivity computation for combinational circuits","author":"acar","year":"2003","journal-title":"Proc ISLPED"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193867"},{"key":"ref25","year":"2013","journal-title":"Predictive Technology Model (PTM)"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/6705689\/06762843.pdf?arnumber=6762843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:41Z","timestamp":1642004921000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6762843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/access.2014.2308922","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014]]}}}